Stop the war!Остановите войну!
for scientists:
Google
Google Scholar
Semantic Scholar
IA Scholar
CiteSeerX
ORCIDISCAS 2003: Bangkok, Thailand - Volume 1
- Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS 2003, Bangkok, Thailand, May 25-28, 2003. IEEE 2003, ISBN 0-7803-7761-3
- Yi-Ran Sun, Svante Signell:
Algorithms for nonuniform bandpass sampling in radio receiver. 1-4 - Aránzazu Otín
, Santiago Celma, Concepción Aldea:
Modeling of accumulation MOS capacitors for high performance analog circuits. 5-8 - Ganesh Kathiresan, Emmanuel M. Drakakis, Chris Toumazou:
A highly linear front-end based on a logarithmic multiplier-filter. 9-12 - Antonio J. López-Martín, Alfonso Carlosena, Jaime Ramírez-Angulo:
A novel design technique for very low voltage MOS translinear circuits. 13-16 - André van Schaik:
A small analog VLSI inner hair cell model. 17-20 - Kai-Sheng Lu:
Some structural conditions under which an RLC network is controllable over F(z). 21-24 - Philipp Häfliger, Håvard Kolle Riis:
A multi-level static memory cell. 25-28 - Sung-Eun Kim, Seong-Jun Song, Sung Min Park, Hoi-Jun Yoo:
CMOS optical receiver chipset for gigabit Ethernet applications. 29-32 - Esa Tiiliharju, Kari Halonen:
A biased low-voltage BiCMOS mixer for direct up-conversion. 33-36 - Chorng-Sii Hwang, Poki Chen, Hen-Wai Tsao:
A high-resolution and fast-conversion time-to-digital converter. 37-40 - Surachet Khucharoensin, Varakorn Kasemsuwan:
High performance CMOS current-mode precision full-wave rectifier (PFWR). 41-44 - Bo Shi, Lars Sundström:
A time-continuous optimization method for automatic adjustment of gain and phase imbalances in feedforward and LINC transmitters. 45-48 - Guangyu Zhang, Pruthvi (Peter) Chaudhari, Michael M. Green:
A BiCMOS 10Gb/s adaptive cable equalizer. 49-52 - Erik Sall:
A 1.8 V 10-bit 80 MS/s low power track-and-hold circuit in a 0.18µm CMOS process. 53-56 - Nikolaos Nastos, Yannis Papananos:
Integrated inductors over MOSFETs - experimental results of a three dimensional integrated structure. 57-60 - J. Shorb, Xiaoyong Li, David J. Allstot:
A resonant pad for ESD protected narrowband CMOS RF applications. 61-64 - Mohamed Lamine Tounsi, H. Halheit, Mustapha Chérif-Eddine Yagoub, Abdfelhamid Khodja:
Analysis of shielded planar circuits by a mixed variational-spectral method. 65-68 - Alyssa B. Apsel, Andreas G. Andreou:
A 7 milliwatt 1GBPS CMOS optical receiver for through wafer communication. 69-72 - Chin-Shan Hsieh, Hong-Yi Huang, Jeng-Dang Juan, Ruey-Nan Yeh:
A high-bandwidth wireless infrared receiver with feedforward offset extractor. 73-76 - Alyssa B. Apsel, Andreas G. Andreou:
A 10 milliwatt 2 Gbps CMOS optical receiver for optoelectronic interconnect. 77-80 - Elisabetta Chicca, Giacomo Indiveri, Rodney J. Douglas:
An adaptive silicon synapse. 81-84 - Matthias Frey, Hans-Andrea Loeliger, Felix Lustenberger, Patrick R. Merkli, Patrik Strebel:
Analog-decoder experiments with subthreshold CMOS soft-gates. 85-88 - Srinivas Kodali, David J. Allstot:
A symmetric miniature 3D inductor. 89-92 - Srinivas Kodali, Taeik Kim, David J. Allstot:
On-chip inductor structures: a comparative study. 93-96 - Janusz Biernacki, Dariusz Czarkowski:
RF transformer as a directional coupler with arbitrary load. 97-100 - Clarence K. L. Tam, Gordon W. Roberts:
A DC current measurement circuit for on-chip applications. 101-104 - Atsushi Suzuki, Shoji Kawahito, Daisuke Miyazaki, Masanori Furuta:
A digitally skew correctable multi-phase clock generator using a master-slave DLL. 105-108 - Jaeki Yoo, Edward Lee, Earl E. Swartzlander Jr.:
A self-testing method for the pipelined A/D converter. 109-112 - Igor M. Filanovsky, P. N. Matkhanov:
Synthesis of a pulse-forming reactance network to shape a delayed quasi-rectangular pulse. 113-116 - Jofre Pallares, Justo Sabadell, Francisco Serra-Graells:
Modeling all-MOS log filters and its application to Sigma-Delta modulators. 117-120 - Sandro A. P. Haddad, Richard Houben, Wouter A. Serdijn:
Analog wavelet transform employing dynamic translinear circuits for cardiac signal characterization. 121-124 - Øivind Næss, Espen A. Olsen, Yngvar Berg, Tor Sverre Lande:
A low voltage second order biquad using pseudo floating-gate transistors. 125-128 - Sai-Weng Sin, Seng-Pan U., Rui Paulo Martins, José E. Franca:
Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output. 129-132 - Nuno F. Paulino, M. Serrazina, João Goes, Adolfo Steiger-Garção:
Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver. 133-136 - Cheuk-Yiu Ng, Mitchai Chongcheawchamnan, Ian D. Robertson, K. Cho:
Resistive FET IQ vector modulator using multilayer photoimageable thick-film technology. 137-140 - Surachet Khucharoensin, Varakorn Kasemsuwan:
High-speed low input impedance CMOS current comparator. 141-144 - Guiomar Evans, João Goes, Adolfo Steiger-Garção, Manuel Duarte Ortigueira, Nuno F. Paulino, Jilseph Lopes Silva:
Low-voltage low-power CMOS analogue circuits for Gaussian and uniform noise generation. 145-148 - Dusan M. Milosevic, Johan van der Tang, Arthur H. M. van Roermund:
On the feasibility of application of class E RF power amplifiers in UMTS. 149-152 - Gianluca Giustolisi, Gaetano Palumbo:
A novel 1-V class-AB transconductor for improving speed performance in SC applications. 153-156 - Juana Maria Martinez-Heredia, Antonio Jesús Torralba Silgado, Ramón González Carvajal, Jaime Ramírez-Angulo:
A new 1.5V linear transconductor with high output impedance in a large bandwidth. 157-160 - Adrian Leuciuc:
A wide linear range low-voltage transconductor. 161-164 - Juan M. Carrillo, J. Francisco Duque-Carrillo, Guido Torelli, José L. Ausín:
Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries. 165-168 - Timothy G. Constandinou, Julius Georgiou, Chris Toumazou:
An auto-input-offset removing floating gate pseudo-differential transconductor. 169-172 - Stephan Shang, Shahriar Mirabbasi, Resve A. Saleh:
A technique for DC-offset removal and carrier phase error compensation in integrated wireless receivers. 173-176 - Liwei Sheng, Lawrence E. Larson:
A general theory of third-order intermodulation distortion in common-emitter radio frequency circuits. 177-180 - Antônio Carlos M. de Queiroz:
Capacitively coupled multiple resonance networks. 181-184 - Kyoung-Hoi Koo, Jin-Ho Seo, Jae-Whui Kim:
Digitally tuneable on-chip resistor in CMOS for high-speed data transmission. 185-188 - Alfredo Arnaud, Carlos Galup-Montoro:
Simple noise formulas for MOS analog design. 189-192 - Esteban Tlelo-Cuautle, Alejandro Díaz-Sánchez:
An heuristic circuit-generation technique for the design-automation of analog circuits. 193-196 - Romero Tavares, Bruno Vaz, João Goes, Nuno F. Paulino, Adolfo Steiger-Garção:
Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance. 197-200 - Alan A. Stocker:
Compact integrated transconductance amplifier circuit for temporal differentiation. 201-204 - S. Sridharan, Ghanshyam Nayak, P. R. Mukund:
LNA design optimization with reference to ESD protection circuitry. 205-208 - Byunghoo Jung, Anand Gopinath, Ramesh Harjani:
A novel noise optimization design technique for radio frequency low noise amplifiers. 209-212 - Giovanni Girlando, Egidio Ragonese, Alessandro Italia, Giuseppe Palmisano:
Bipolar LNA design at different operating frequencies. 213-216 - Tommy Kwong-Kin Tsang, Mourad N. El-Gamal:
Dual-band sub-1 V CMOS LNA for 802.11a/b WLAN applications. 217-220 - Jongrit Lerdworatawee, Won Namgoong:
Low noise amplifier design for ultra-wideband radio. 221-224 - Walter Aloisi, Gianluca Giustolisi, Gaetano Palumbo:
A 1-V CMOS output stage with high linearity. 225-228 - Chih-Wen Lu:
A new rail-to-rail driving scheme and a low-power high-speed output buffer amplifier for AMLCD column driver application. 229-232 - Gianluca Giustolisi, Gaetano Palumbo:
A new method for evaluating harmonic distortion in push-pull output stages. 233-236 - Antonio Jesús Torralba Silgado, Ramón González Carvajal, Juan Antonio Gómez Galán, Jaime Ramírez-Angulo:
A new compact low-power high slew rate class AB CMOS buffer. 237-240 - Joseph S. Shor, Yan Polansky, Yaen Yaacov Sofer, Eduardo Maayan:
Self-regulated four-phased charge pump with boosted wells. 241-244 - Chih-Lung Hsiao, Ro-Min Weng, Kun-Yi Lin:
A 1V fully differential CMOS LNA for 2.4GHz application. 245-248 - Ahmet Aksen, B. Siddik Yarman:
A parametric approach to describe distributed two-ports with lumped discontinuities for the design of broadband MMICs. 249-252 - Hyeon-Min Bae, Naresh R. Shanbhag:
High bandwidth transimpedance amplifier design using active transmission lines. 253-256 - Gang Xu, Jiren Yuan:
A Differential Difference Comparator for multi-step A/D converters. 257-260 - Enno Karel De Lange, Oscar De Feo, Arie van Staveren:
Modelling differential pairs for low-distortion amplifier design. 261-264 - Haibin Huang, Ezz I. El-Masry:
A fast settling CMOS operational amplifier. 265-268 - Antonio Jesús Torralba Silgado, Ramón González Carvajal, Fernando Muñoz, Jaime Ramírez-Angulo:
New output stage for low supply voltage, high-performance CMOS current mirrors. 269-272 - Saeid Mehrmanesh, Hesam Amir Aslanzadeh, Mohammad B. Vahidfar, Seyed Mojtaba Atarodi:
A 1.5 v high-speed class AB operational amplifier for high-resolution high-speed pipelined A/D converters. 273-276 - Juan M. Carrillo, J. Francisco Duque-Carrillo, Guido Torelli, José L. Ausín:
1-V quasi constant-gm input/output rail-to-rail CMOS op-amp. 277-280 - Sohrab Samadian, Ryoji Hayashi, Asad A. Abidi:
Low power demodulators with phase quantization for a zero-IF Bluetooth receiver. 281-284 - Sungho Beck, Myung-woon Hwang, Sang-Hoon Lee, Gyu-Hyeong Cho, Jong-Ryul Lee:
A precise temperature-insensitive and linear-in-dB variable gain amplifier. 285-288 - Francesco Carrara, P. Filoramo, Giuseppe Palmisano:
High-dynamic-range decibel-linear IF variable-gain amplifier with temperature compensation for WCDMA applications. 289-292 - Ertan Zencir, Numan Sadi Dogan, Ercument Arvas, Mohammed Ketel:
A low-power low-noise amplifier in 0.35µm SOI CMOS technology. 293-296 - Ming-Dou Ker, Chien-Ming Lee:
Interference of ESD protection diodes on RF performance in Giga-Hz RF circuits. 297-300 - Eugenio Culurciello, Andreas G. Andreou:
An 8-bit, 1mW successive approximation ADC in SOI CMOS. 301-304 - H. C. M. Santos, Ana Isabela Araújo Cunha:
Application of ACM model to the design of CMOS OTA through a graphical approach. 305-308 - Dirk Weiler, Ton J. J. van den Boom, Bedrich J. Hosticka:
Resolution prediction for bandpass-Sigma-Delta-modulators using SIMULINK behavior simulation. 309-312 - Rami F. Salem, Mohamed S. Tawfik, Hani F. Ragaie:
A symmetric quadrature-less image rejection architecture for RF receivers. 313-316 - Jihua Zheng, Yongming Li, Hongyi Chen:
A low-power low-noise 600MHz CMOS IF demodulator for superheterodyne receivers. 317-320 - Aleksandar Tasic, Wouter A. Serdijn, John R. Long:
Matching of low-noise amplifiers at high frequencies. 321-324 - Zhan Xu, Ezz I. El-Masry:
Design and optimization of CMOS class-E power amplifier. 325-328 - Ming-Chang Sun, Shing Tenqchen, Ying-Haw Shu, Wu-Shiung Feng:
A 2.4 GHz CMOS image-reject low noise amplifier. 329-332 - Paolo Crippa, Simone Orcioni, F. Ricciardi, Claudio Turchetti:
Design of a 4.4 to 5 GHz LNA in 0.25µm SiGe BiCMOS technology. 333-336 - Joon-Jea Sung, Guen-Soon Kang, Suki Kim:
A CMOS infrared optical signal processor for remote control. 337-340 - Bendong Sun, Fei Yuan:
A new differential CMOS current pre-amplifier for optical communications. 341-344 - Yngvar Berg, Snorre Aunet, Øivind Næss, Johannes Goplen Lomsdalen, Mats Høvin:
Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers. 345-348 - Khanittha Kaewdang, Chalermpan Fongsamut, Wanlop Surakampontorn:
A wide-band current-mode OTA-based analog multiplier-divider. 349-352 - Chengming He, Degang Chen, Randall L. Geiger:
A low-voltage compatible two-stage amplifier with ≥120 dB gain in standard digital CMOS. 353-356 - Alessandro Savio, Anna Richelli, Luigi Colalongo, Zsolt Miklós Kovács-Vajna:
A fully-integrated self-tuned transformer based step-up converter. 357-360 - Uday Dasgupta, Yong Ping Xu:
Effects of resistive loading on unity gain frequency of two-stage CMOS operational amplifiers. 361-364 - Jozef Adut, José Silva-Martínez:
Cascode transconductance amplifiers for HF switched-capacitor applications. 365-368 - Janusz Zarebski, Krzysztof Górecki:
The electrothermal model of the linear power supplies. 369-372 - Yamu Hu, Mohumud Sowan:
A 900 mV 25µW high PSRR CMOS voltage reference dedicated to implantable micro-devices. 373-376 - A. Pretelli, Anna Richelli, Luigi Colalongo, Zsolt Miklós Kovács-Vajna:
Increasing the immunity to electromagnetic interferences in a bandgap voltage reference. 377-380 - Saeid Mehrmanesh, Mohammad B. Vahidfar, Hesam Amir Aslanzadeh, Seyed Mojtaba Atarodi:
A 1-volt, high PSRR, CMOS bandgap voltage reference. 381-384 - Soliman A. Mahmoud, Inas A. Awad:
New CMOS balanced output transconductor and application to GM-C biquad filter. 385-388 - Igor M. Filanovsky:
One class of transfer functions with monotonic step response. 389-392 - Carlos Sánchez-López, Alejandro Díaz-Sánchez, Esteban Tlelo-Cuautle:
Analog implementation of MOS-translinear Morlet Wavelets. 393-396 - Tsung-Sum Lee, Chi-Chang Lu:
A fully differential low-voltage CMOS high-speed track-and-hold circuit. 397-400 - Aleksandar Tasic, Wouter A. Serdijn, John R. Long:
Adaptivity figures of merit and K-rail diagrams - comprehensive performance characterization of low-noise amplifiers and voltage-controlled oscillators. 401-404 - Boonchai Boonchu, Wanlop Surakampontorn:
A CMOS current-mode squarer/rectifier circuit. 405-408 - Miguel Ângelo M. Madureira, Paulo M. P. Monteiro, Rui L. Aguiar, Manuel Violas, M. Gloanec, E. Leclerc, Bernard Lefebvre:
Broad-band transimpedance amplifier for multigigabit-per-second (40 Gbps) optical communication systems in 0.135µm PHEMT technology. 409-412 - Nikos Naskas, Yannis Papananos:
A new non-iterative, adaptive baseband predistortion method for high power rf amplifiers. 413-416 - T. H. Huang, Ertan Zencir, Mehmet R. Yuce, Numan Sadi Dogan, Wentai Liu, Ercument Arvas:
A 22-mW 435 MHz silicon on insulator CMOS high-gain LNA for subsampling receivers. 417-420 - Aleksandar Tasic, Wouter A. Serdijn, John R. Long:
Concept of transformer-feedback degeneration of low-noise amplifiers. 421-424 - Michele Quarantelli, Marco Poles, Marco Pasotti, Pier Luigi Rolandi:
A high compliance CMOS current source for low voltage applications. 425-428 - Christian Falconi, Arnaldo D'Amico, Marco Faccio:
Design of accurate analog circuits for low voltage low power CMOS systems. 429-432 - K. Moolpho, Jitkasem Ngarmnil, Suchada Sitjongsataporn:
A high speed low input current low voltage CMOS current comparator. 433-436 - N. Srirattana, Muhammad Shakeel Qureshi, A. Aude, V. Krishnamurthy, Deuk Hyoun Heo, Phillip E. Allen, Joy Laskar:
SiGe HBT power amplifier for IS-95 CDMA using a novel process, voltage, and temperature insensitive biasing scheme. 437-440 - Eric Kerherve, Mathieu Hazouard, Laurent Courcelle, Pierre Jarry:
Large-signal S-parameters CAD technique applied to power amplifier design. 441-444 - C. Tongchoi, Mitchai Chongcheawchamnan, Apisak Worapishet:
Lumped element based Doherty power amplifier topology in CMOS process. 445-448 - Tang Tat Hung, Mourad N. El-Gamal:
Class-E CMOS power amplifiers for RF applications. 449-452 - Yorgos Palaskas, Yannis P. Tsividis:
Power-area-DR-frequency-selectivity tradeoffs in weakly nonlinear active filters. 453-456 - Jaeyoung Shin, Sunki Min, Soosun Kim, Joongho Choi, Soohyoung Lee, Hojin Park, Jaewhui Kim:
3.3-V baseband Gm-C filters for wireless transceiver applications. 457-460 - Chun-Ming Chang, Bashir M. Al-Hashimi:
Analytical synthesis of voltage mode OTA-C all-pass filters for high frequency operation. 461-464 - Shahram Minaei, Oguzhan Cicekoglu:
A new resistorless electronically tunable voltage-mode first-order phase equalizer. 465-468 - Drazen Jurisic, George S. Moschytz, Neven Mijat:
Low-noise low-power allpole active-RC filters minimizing resistor level. 469-472 - Deepa S. Parthasarathy, Ramesh Harjani:
Novel integratable notch filter implementation for 100 dB image rejection. 473-476 - Eduardo Rapoport, Fernando Antonio Pinto Barúqui, Antonio Petraglia:
Tunable analog loudspeaker crossover network. 477-480 - Jen-Shiun Chiang, Hsueh-Ping Chen, Cheng-ming Ying:
A 1V 0.54µW fourth order switched capacitor filter with switched opamp technique for cardiac pacemaker sensing channel. 481-484 - C. Frost, G. Levy, B. Allison:
A CMOS 2 MHz self-calibrating bandpass filter for personal area networks. 485-488 - Ahmed Emira, Edgar Sánchez-Sinencio:
A low-power CMOS complex filter for Bluetooth with frequency tuning. 489-492 - Stefano D'Amico, Andrea Baschirotto:
0.18µ CMOS Gm-C digitally tuned filter for telecom receivers. 493-496