default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDECCTD 2015: Trondheim, Norway
- European Conference on Circuit Theory and Design, ECCTD 2015, Trondheim, Norway, August 24-26, 2015. IEEE 2015, ISBN 978-1-4799-9877-7
- Muhammad Fahim Ul Haque, Ted Johansson
, Dake Liu:
Combined RF and multiphase PWM transmitter. 1-4 - Masaki Hashizume, Shingo Saijo, Hiroyuki Yotsuyanng:
Electrically testable CMOS image pixel circuit. 1-4 - Ying-Khai Teh, Philip K. T. Mok:
Design consideration of recent advanced low-voltage CMOS boost converter for energy harvesting. 1-4 - Emrah Abtioglu, Ramazan Yeniceri, Müstak E. Yalçin:
Cellular network of networks on dynamically partial reconfigurable FPGA. 1-4 - Vishnu Unnikrishnan, Mark Vesterbacka:
Linearization of synthesizable VCO-based ADCs using delta modulation. 1-4 - Agnieszka Wardzinska, Wojciech Bandurski:
Multiconductor transmission line model with frequency dependent parameters in time domain. 1-4 - Stephen Nease, Elisabetta Chicca:
Power-efficient estimation of silicon neuron firing rates with floating-gate transistors. 1-4 - Peng Wang, Trond Ytterdal, Thomas M. Halvorsrod:
Surfing front-end architectures for ultrasound imaging systems. 1-4 - Peng Wang, György Csaba, Wolfgang Porod, Trond Ytterdal:
A differential inverter-based switched-capacitor oscillator in 65 nm CMOS technology. 1-4 - Muhammad Touqir Pasha, Niklas U. Andersson, Mark Vesterbacka:
Power-efficient time-to-digital converter for all-digital frequency locked loops. 1-4 - Vanessa Senger, Ronald Tetzlaff, Jens Müller, Nico Hoffmann, Julia Hollmach, Christian Schnabel, Yordan Radev, Matthias Kirsch, Uwe Petersohn, Gerald Steiner, Edmund Koch:
Motion correction of thermographic images in neurosurgery. 1-4 - Martin Nielsen-Lönn, Prakash Harikumar, J. Jacob Wikner, Atila Alvandpour:
Design of efficient CMOS rectifiers for integrated piezo-MEMS energy-harvesting power management systems. 1-4 - Julien N. P. Martel, Miguel Chau, Matthew Cook, Piotr Dudek:
Pixel interlacing to trade off the resolution of a cellular processor array against more registers. 1-4 - Shailesh Singh Chouhan, Kari Halonen:
A micro power temperature compensated frequency generating circuit. 1-4 - Retdian Agung Nicodimus, Takeshi Shima:
Design of low-noise switched-capacitor low-pass filters with adaptive configuration. 1-4 - Giancarlo Storti Gajani, Federica Boschetti, Daniela Negrini, Raffaele Martellaccio, Giorgio Milanese, Federico Bizzarri, Angelo Brambilla:
A lumped model of lymphatic systems suitable for large scale simulations. 1-4 - Yury Antonov, Tero Tikka, Kari Stadius, Jussi Ryynänen:
All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link transmitter. 1-4 - Lacrimioara Grama, Corneliu Rusu:
About quantization of audio signals for wildlife intruder detection systems. 1-4 - Joakim Alvbrant, Vahid Keshmiri, J. Jacob Wikner:
Transfer characteristics and bandwidth limitation in a linear-drift memristor model. 1-4 - Valeriu Beiu, Leonard Daus:
Reliability schemes for nano-communications. 1-4 - Christopher Soell, Lan Shi, Andreas Baenisch, Juergen Roeber, Thomas Ussmueller, Robert Weigel:
Analog computation methods with the help of analog and pseudo-digital carry signals. 1-4 - Wael Dghais, Luís Nero Alves, Joana Catarina Mendes, Jonathan Rodriguez, José Carlos Pedro:
Memristor state-space embedding. 1-4 - Marten Vohrmann, Saikat Chatterjee, Sven Lütkemeier, Thorsten Jungeblut, Mario Porrmann, Ulrich Rückert:
A 65 nm standard cell library for ultra low-power applications. 1-4 - Edith Beigné, Jean-Frédéric Christmann, Eldar Zianbetov, Gregory di Pendina:
Ultra-low power volatile and non-volatile asynchronous circuits using back-biasing. 1-4 - Alexander Kushnerov, Alexandre Yakovlev:
A least squares method applied to multiphase switched capacitor converters. 1-4 - Rathnakannan Kailasam, Luís Nero Alves, Joana Catarina Mendes, José Carlos Pedro:
On the usage of harmonic balance to simulate memristive devices and circuits. 1-4 - Jordi Cosp-Vilella, Herminio Martínez-Garcia:
VLSI hybrid DC-DC regulator. 1-4 - Tanja Braun, K.-F. Becker, S. Raatz, V. Bader, Jörg Bauer, Rolf Aschenbrenner, S. Voges, Tina Thomas, R. Kahle, Klaus-Dieter Lang:
From fan-out wafer to fan-out panel level packaging. 1-4 - Bence J. Borbely, Attila Tihanyi, Péter Szolgay:
A measurement system for wrist movements in biomedical applications. 1-4 - Leszek J. Opalski:
Efficient global sensitivity analysis method for models of systems with functional outputs. 1-4 - Muhammad Touqir Pasha, Yasir Ali Shah, J. Jacob Wikner:
A wide range all-digital delay locked loop for video applications. 1-4 - Jacopo Secco, Mario Biey, Fernando Corinto, Alon Ascoli, Ronald Tetzlaff:
Complex behavior in memristor circuits based on static nonlinear two-ports and dynamic bipole. 1-4 - Robert Najvirt, Andreas Steininger:
A pausible clock with crystal oscillator accuracy. 1-4 - Noboru Maeda, Shinji Fukui, Toshikazu Sekine, Yasuhiro Takahashi:
An improved estimation method of 4 port S-parameters with 2 port measurements. 1-4 - Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
Exploiting short channel effects and multi-Vt technology for increased robustness and reduced energy consumption, with application to a 16-bit subthreshold adder implemented in 65 nm CMOS. 1-4 - David Cerný, Josef Dobes:
Adaptive sparse matrix indexing technique for simulation of electronic circuits based on λ-calculus. 1-4 - Niko Neufeld, Alexey Badalov:
Use of GPUs in the LHCb trigger. 1-4 - Norbert Herencsar, Jaroslav Koton, Kamil Vrba, Shahram Minaei, Izzet Cem Göknar:
Voltage-mode all-pass filter passive scheme based on floating negative resistor and grounded capacitor. 1-4 - Lubomír Brancík, Edita Kolarova:
Confidence intervals at multiconductor transmission lines with stochastic excitations: Stochastic differential equations approach. 1-4 - Ali Asghar Vatanjou, Trond Ytterdal, Snorre Aunet:
4 Sub-/near-threshold flip-flops with application to frequency dividers. 1-4 - Ioannis A. Papistas, Vasilis F. Pavlidis:
Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs. 1-4 - Syed Asad Alam, Oscar Gustafsson:
Generalized division-free architecture and compact memory structure for resampling in particle filters. 1-4 - Firat Kaçar, Hakan Kuntman, Ayten Kuntman:
Grounded inductance simulator topologies realization with single current differencing current conveyor. 1-4 - Fahad Qazi, Jerzy J. Dabrowski:
Clock phase imbalance and phase noise in RF N-path filters. 1-4 - Muhammad Irfan Kazim, Muhammad Imran Kazim, J. Jacob Wikner:
Complex path impedance estimation and matching requirements for body-coupled communication. 1-4 - Aslihan Kartci, Umut Engin Ayten, Norbert Herencsar, Roman Sotner, Jan Jerabek, Kamil Vrba:
Application possibilities of VDCC in general floating element simulator circuit. 1-4 - Tamás Zsedrovits, Ákos Zarándy, Borbala Jani Matyasne Pencz, Antal Hiba, Máté Németh, Bálint Vanek:
Distant aircraft detection in sense-and-avoid on kilo-processor architectures. 1-4 - Mesut Atasoyu, Hakan Kuntman, Bilgin Metin, Norbert Herencsar, Oguzhan Cicekoglu:
Design of current-mode class 1 frequency-agile filter employing CDTAs. 1-4 - Reza Shabanpour, Corrado Carta, Tilo Meister, Koichi Ishida, Bahman Kheradmand Boroujeni, Frank Ellinger, Niko Münzenrieder, Giovanni A. Salvatore, Luisa Petti, Gerhard Tröster:
A fully integrated audio amplifier in flexible a-IGZO TFT technology for printed piezoelectric loudspeakers. 1-4 - Carl Ingemarsson, Oscar Gustafsson:
On fixed-point implementation of symmetric matrix inversion. 1-4 - Kees Goossens, Martijn Koedam, Shubhendu Sinha, Andrew Nelson, Marc Geilen:
Run-time middleware to support real-time system scenarios. 1-4 - Pavel Zahradnik, Boris Simák, Michal Susta, Miroslav Vlcek:
Narrowest band-pass digital FIR filters. 1-4 - Bernhard Lehmeyer, Michel T. Ivrlac, Josef A. Nossek:
LNA noise parameter measurement. 1-4 - Erik Lindberg, Krishnamurthy Murali, Arünas Tamasevicius:
On negative resistance oscillators as modified multi-vibrators. 1-4 - Arash Hejazi, Sarang Kazeminia, Roozbeh Abdollahi:
A digitally assisted 20MHz-600MHz 16-phase DLL enhanced with dynamic gain control loop. 1-4 - Wei Quan, Andy D. Pimentel:
A run-time self-adaptive resource allocation framework for MPSoC systems. 1-4 - Claude Carlet, Abderrahman Daif, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm, Xuan Thuy Ngo, Thibault Porteboeuf, Cédric Tavernier:
Optimized linear complementary codes implementation for hardware trojan prevention. 1-4 - Dan Luo, Hiroshi Fuketa, Kenichi Matsunaga, Hiroki Morimura, Makoto Takamiya, Takayasu Sakurai:
Analysis to optimize sensitivity of RF energy harvester with voltage boost circuit. 1-4 - Julien Francq, Florian Frick:
Overview of hardware trojan detection and prevention methods. 1-4 - Razvan Puscasu, Pavel Brinzoi, Laurentiu Creosteanu, Gheorghe Brezeanu:
A high voltage current sense amplifier with extended input common mode range based on a low voltage operational amplifier cell. 1-4 - Juan A. Leñero-Bardallo, Ricardo Carmona-Galán, Ángel Rodríguez-Vázquez:
A high dynamic range image sensor with linear response based on asynchronous event detection. 1-4 - Gordon W. Roberts:
Quick and easy CMOS amplifier design and optimization. 1-4 - Massimo Alioto, Gaetano Palumbo, Elio Consoli:
PVT variations in differential flip-flops: A comparative analysis. 1-4 - Arünas Tamasevicius, Elena Adomaitiene, Skaidra Bumeliene, Gytis Mykolaitis, Erik Lindberg:
Negative resistance circuit for damping an array of coupled FitzHugh-Nagumo oscillators. 1-4 - Pinar Basak Basyurt, Edoardo Bonizzoni, Franco Maloberti, Devrim Yilmaz Aksin:
Design of an op-amp free voltage reference with PWM regulation. 1-4 - Zdenek Biolek, Dalibor Biolek, Viera Biolková, Zdenek Kolka, Alon Ascoli, Ronald Tetzlaff:
Generalized rule of homothety of ideal memristors and their siblings. 1-4 - Xuan Thuy Ngo, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm, Olivier Emery:
Hardware property checker for run-time Hardware Trojan detection. 1-4 - Masatoshi Sato, Tsuyoshi Otake, Hisashi Aomori, Mamoru Tanaka:
New image denoising method using multiple-minimum cuts based on maximum-flow neural network. 1-4 - Chih-Hsien Chou, Ping-Hsuan Hsieh:
A 100-MHz radio-frequency energy harvester for passively powered devices. 1-4 - Katarzyna Opalska:
Generation of parameterized macromodels of two-port RF circuits for SPICE simulator. 1-4 - Federico Bizzarri, Angelo Brambilla, Lorenzo Codecasa:
Reduction of harmonic balance equations through Galerkin's method. 1-4 - Valeriu Beiu, Mihai Tache:
Statistical analysis of static noise margins. 1-4 - Juergen Roeber, Christian Zwick, Andreas Baenisch, Simon Dirauf, Günter Roppenecker, Robert Weigel:
Novel control methods for phase lock loops. 1-4 - Fabio Ciciriello, Francesco Corsi, Francesco Licciulli, Cristoforo Marzocca, Gianvito Matarrese:
Design of current mode front-end amplifiers with optimal timing performance for high-gain photodetectors. 1-4 - Papa-Sidi Ba, Palanichamy Manikandan, Sophie Dupuis, Marie-Lise Flottes, Giorgio Di Natale, Bruno Rouzeyre:
Hardware Trojan prevention using layout-level design approach. 1-4 - Mohammad Alhawari, Baker Mohammad, Hani H. Saleh, Mohammed Ismail:
An all-digital, CMOS zero current switching circuit for thermal energy harvesting. 1-4 - Tilo Meister, Koichi Ishida, Reza Shabanpour, Bahman Kheradmand Boroujeni, Corrado Carta, Frank Ellinger, Niko Münzenrieder, Luisa Petti, Giovanni A. Salvatore, Gerhard Tröster, Michael Wagner, Pol Ghesquière, Stefan Kiefl, Martin Krebs:
Bendable energy-harvesting module with organic photovoltaic, rechargeable battery, and a-IGZO TFT charging electronics. 1-4 - Niels Marker-Villumsen, Ivan H. H. Jørgensen, Erik Bruun:
Low power continuous-time delta-sigma ADC with current output DAC. 1-4 - Franck Courbon, Philippe Loubet-Moundi, Jacques J. A. Fournier, Assia Tria:
SEMBA: A SEM based acquisition technique for fast invasive Hardware Trojan detection. 1-4 - Antonio Buonomo, Alessandro Lo Schiavo:
Remarks on the Adler's equation. 1-4 - S. H. Amer, Ahmed H. Madian, Ahmed S. Emara:
Memristor-based Center-Of-Gravity (COG) defuzzifier circuit. 1-4 - Mehri Teimoory, Amirali Amirsoleimani, Arash Ahmadi, Shahpour Alirezaee, Saeideh Salimpour, Majid Ahmadi:
Memristor-based linear feedback shift register based on material implication logic. 1-4 - Evangelia Kasapaki, Jens Sparsø:
The Argo NOC: Combining TDM and GALS. 1-4 - Peter A. Beerel, Ney Laert Vilar Calazans:
A path towards average-case silicon via asynchronous resilient bundled-data design. 1-4 - Michele Bonnin, Fernando Corinto, Fabrizio Bonani, Fabio L. Traversa:
Phase noise spectrum of oscillators described by Itô stochastic differential equations. 1-4 - Philex Ming-Yan Fan, Oi-Ying Wong, Ming-Jie Chung, Tze-Yun Su, Xin Zhang, Po-Hung Chen:
Energy harvesting techniques: Energy sources, power management and conversion. 1-4 - Muhammad Irfan Kazim, Muhammad Imran Kazim, J. Jacob Wikner:
Realistic path loss estimation for capacitive body-coupled communication. 1-4 - Hongjia Mo, Michael Peter Kennedy:
Effective (Spur-Free) dithering of digital delta-sigma modulators with pseudorandom dither. 1-4 - Stijn Wielandt, Bart Thoen, Jean-Pierre Goemaere, Lieven De Strycker, Nobby Stevens:
Inductive charging of an EDLC powered wristband device for medical measurements. 1-4 - Seian-Feng Liao, Kai-Neng Tang, Ming-Dou Ker, Jia-Rong Yeh, Hwa-Chyi Chiou, Yeh-Jen Huang, Chun-Chien Tsai, Yeh-Ning Jou, Geeng-Lih Lin:
Impact of guard ring layout on the stacked low-voltage PMOS for high-voltage ESD protection. 1-4 - Shadi Tawfiq, Mahmoud Al Ahmad:
Electromechanical analogy for d33 piezoelectric harvester power calculations. 1-3 - Takeshi Shima, Retdian Agung Nicodimus:
A high resolution time-to-digital converter utilizing coupled oscillator, ORIGAMI. 1-4 - Po-Hsun Wu, Mark Po-Hung Lin, Tsung-Yi Ho:
Analog layout synthesis with knowledge mining. 1-4 - Peng Wang, Trond Ytterdal:
Inverter-based Low-power, low-noise SC-VGA and 8 channel pipelined S/H analog beamformer for ultrasound imaging probes. 1-4 - Hannes Badertscher, Armin Stocklin, Roman Willi, Andreas Fitzi, Paul Zbinden:
A digitally corrected bandgap voltage reference with a 3σ temperature coefficient of 3.8 ppm/K. 1-4 - Prakash Harikumar, J. Jacob Wikner, Atila Alvandpour:
A fully-differential OTA in 28 nm UTBB FDSOI CMOS for PGA applications. 1-4 - Fredrik Ohlsson, Erik Svensson, Cristina Rusu:
Modelling squeeze film damping in packaged energy harvesters. 1-4 - Angela Slavova, Maya Markova:
CNN modeling of nano-structures. 1-4 - Okan Zafer Batur, Naci Pekcokguler, Günhan Dündar, Mutlu Koca:
A high resolution and low jitter linear delay line for IR-UWB template pulse synchronization. 1-4 - Máté Németh, Ákos Zarándy:
New sensor concept for intra-frame scene and speed capturing. 1-4 - Marko Neitola:
Loop filter design and optimization for quadrature delta-sigma converters. 1-4 - Fernando Corinto, Pier Paolo Civalleri, Leon O. Chua:
A complete classification of memristor devices. 1-4 - Yahya H. Yassin, Per Gunnar Kjeldsberg, Francky Catthoor:
System scenario framework evaluation on EFM32 using the H264/AVC encoder control structure. 1-4 - Enrico Roverato, Marko Kosunen, Jussi Ryynänen:
The synthesis of noise transfer functions for bandpass delta-sigma modulators with tunable center frequency. 1-4 - Alon Ascoli, Ronald Tetzlaff, Zdenek Biolek, Dalibor Biolek, Viera Biolková, Zdenek Kolka:
Techniques for reliable and accurate numerical solutions of memristor models. 1-4 - Kiyotaka Yamamura, Suguru Ishiguro:
Finding all DC solutions of nonlinear circuits using parallelogram LP test. 1-4 - Peyman Pouyan, Esteve Amat, Antonio Rubio:
Memristive crossbar design and test in non-adaptive proactive reconfiguring scheme. 1-4 - F. Battaglia, Arturo Buscarino, Claudia Corradino, Luigi Fortuna, Mattia Frasca, Maria Laura Apicella, Giuseppe Mazzitelli:
Thermal load analysis and real time hot spots recognition in TOKAMAK using cellular nonlinear networks. 1-4 - Yuan Chang, Shailesh Singh Chouhan, Kari Halonen:
A novel forward body biasing technique for subthreshold ring oscillators. 1-4 - Steffen Zeidler, Milos Krstic:
A survey about testing asynchronous circuits. 1-4 - Hui-Wen Tsai, Ming-Dou Ker:
Compensation circuit with additional junction sensor to enhance latchup immunity for CMOS integrated circuits. 1-4 - Giuseppe Di Cataldo, Alfio Dario Grasso, Gaetano Palumbo, Salvatore Pennisi:
Single-miller all-passive compensation network for three-stage OTAs. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-01 20:50 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
