default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID2nd Algorithms and Parallel VLSI Architectures 1991: Château de Bonas, Gers, France
- Patrice Quinton, Yves Robert:
Algorithms and Parallel VLSI Architectures II, Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures II, Château de Bonas, Gers, France, June 3-6, 1991. Elsevier 1992, ISBN 0-444-89153-6 - Patrice Quinton, Yves Robert:
Algorithms and Parallel VLSI Architectures. Algorithms and Parallel VLSI Architectures 1991: 1-10
Parallel Algorithms
- John G. McWhirter, Ian K. Proudler:
Orthogonal lattice algorithms for adaptive filtering and beamforming. Algorithms and Parallel VLSI Architectures 1991: 11-24 - Miguel Valero-García, Juan J. Navarro, José J. M. Liabería, Mateo Valero, Tomás Lang:
Mapping QR decomposition of a banded matrix on a ID systolic array with data contraflow and pipelined functional units. Algorithms and Parallel VLSI Architectures 1991: 25-38 - Marc Moonen:
Algorithms and architectures for recursive total least squares estimation. Algorithms and Parallel VLSI Architectures 1991: 39-46 - Rami G. Melhem, John C. Ramirez:
Meshes with flexible redundancy. Algorithms and Parallel VLSI Architectures 1991: 47-58 - Selim G. Akl, John M. Calvert, Ivan Stojmenovic:
Systolic generation of derangements. Algorithms and Parallel VLSI Architectures 1991: 59-70 - Rumen Andonov, Frédéric Gruau:
A 2D toroidal systolic array for the knapsack problem. Algorithms and Parallel VLSI Architectures 1991: 71-78 - Joost-Pieter Katoen, Berry Schoenmakers:
A Parallel program for the recognition of P-Invariant segments. Algorithms and Parallel VLSI Architectures 1991: 79-84 - Gur Saran Adhar, Shietung Peng:
Parallel algorithms for finding connected, independent and total domination in interval graphs. Algorithms and Parallel VLSI Architectures 1991: 85-90 - Frank K. H. A. Dehne, Andrew Rau-Chaplin:
Parallel algorithms for color image quantization on hypercubes and meshes. Algorithms and Parallel VLSI Architectures 1991: 91-96 - Stéphane Ubéda:
A parallel thinning algorithm using the bounding boxes technique. Algorithms and Parallel VLSI Architectures 1991: 97-102 - Alle-Jan van der Veen, Patrick M. Dewilde:
Time-varying system theory for computational networks. Algorithms and Parallel VLSI Architectures 1991: 103-130
Synthesis Methodologies
- Weijia Shang, Matthew T. O'Keefe, José A. B. Fortes:
Generalized cycle shrinking. Algorithms and Parallel VLSI Architectures 1991: 131-144 - Dimitrios Soudris, Michael K. Birbas, Constantinos E. Goutis:
Direct mapping of nested loops on piecewise regular processor arrays. Algorithms and Parallel VLSI Architectures 1991: 145-150 - Vincent Van Dongen:
From systolic to periodic array design. Algorithms and Parallel VLSI Architectures 1991: 151-162 - Tanguy Risset:
Linear systolic arrays for matrix multiplication: comparisons of existing synthesis methods and new results. Algorithms and Parallel VLSI Architectures 1991: 163-174 - Ravi Varadarajan, Bhavani Ravichandran:
Refinement based algorithm mapping techniques for linear systolic arrays. Algorithms and Parallel VLSI Architectures 1991: 175-180 - Jingling Xue, Christian Lengauer:
Specifying control signals for one-dimensional systolic arrays by uniform recurrence equations. Algorithms and Parallel VLSI Architectures 1991: 181-186 - Sanjay V. Rajopadhye:
An improved systolic algorithm for the algebraic path problem. Algorithms and Parallel VLSI Architectures 1991: 187-198 - Philippe Clauss, Catherine Mongenet, Guy-René Perrin:
Synthesis of size-optimal toroidal arrays for the algebraic path problem. Algorithms and Parallel VLSI Architectures 1991: 199-204 - Mokhtar Aboelaze, De-Lei Lee, Benjamin W. Wah:
A programmable VLSI array with constant I/O pins. Algorithms and Parallel VLSI Architectures 1991: 205-210 - Francky Catthoor, M. Van Swaalj, Jan Rosseel, Hugo De Man:
Array design methodologies for real-time signal processing in the CATHEDRAL-IV synthesis environment. Algorithms and Parallel VLSI Architectures 1991: 211-222 - M. Van Swaalj, Francky Catthoor, Hugo De Man:
Signal analysis and signal transformations for ASIC regular array architecture synthesis. Algorithms and Parallel VLSI Architectures 1991: 223-232
VLSI Architectures
- Patrice Frison, Dominique Lavenier:
Experience in the design of paralle processor arrays. Algorithms and Parallel VLSI Architectures 1991: 233-242 - John V. McCanny:
On the use of most significant digit first arithmetic in the design of high performance DSP chips. Algorithms and Parallel VLSI Architectures 1991: 243-260 - Jean-Michel Muller:
On-line computing: a survey and some new results. Algorithms and Parallel VLSI Architectures 1991: 261-272 - Jean Duprat, Mario Fiallos Aguilar, Jean-Michel Muller, Hong-Jin Yeh:
Delays of on-line floating point operators in borrow-save representation. Algorithms and Parallel VLSI Architectures 1991: 273-278 - Fawad Rauf, Hassan M. Ahmed:
Nonlinear adaptive filtering algorithms for parallel and systolic implementation. Algorithms and Parallel VLSI Architectures 1991: 279-284 - D. K. Arvind:
Distributed simulation of parallel VLSI architectures. Algorithms and Parallel VLSI Architectures 1991: 285-298 - Guy Durrieu, Kamel Kessaci, Michel Lemaître:
Transe: an experimental design tool. Algorithms and Parallel VLSI Architectures 1991: 299-304 - Frédéric Dufaux, Murat Kunt:
Matrix Multiplication on an associative string processor: application to image compression by Gabor expansion. Algorithms and Parallel VLSI Architectures 1991: 305-310 - Henri-Pierre Charles:
Loop unrolling for processors with instruction cache. Algorithms and Parallel VLSI Architectures 1991: 311-316 - K. Bouazza, Joël Champeau, Pius Ng, Bernard Pottier, Stéphane Rubini:
Implementing cellular automata on the ArMen machine. Algorithms and Parallel VLSI Architectures 1991: 317-324
Design Tools
- Catherine Dezan, Hervé Le Verge, Patrice Quinton, Yannick Saouter:
The Alpha du Centaur environment. Algorithms and Parallel VLSI Architectures 1991: 325-334 - Frédéric Rocheteau, Nicolas Halbwachs:
POLLUS: A LUSTRE based hardware design environment. Algorithms and Parallel VLSI Architectures 1991: 335-346 - Paul Le Guernic:
The SIGNAL programming environment. Algorithms and Parallel VLSI Architectures 1991: 347-358 - Mirjam Schönfeld, Markus Schwiegershausen, Peter Pirsch:
Synthesis of intermediate memories for the data supply to processor arrays. Algorithms and Parallel VLSI Architectures 1991: 365-370 - Uwe Vehlies:
The derivation of dependence graphs from PASCAL programs for array processor design. Algorithms and Parallel VLSI Architectures 1991: 371-376 - Mohammad Shakeel Laghari, Farzin Deravi:
Comparison of scheduling techniques for the parallel implementation of the Hough transform. Algorithms and Parallel VLSI Architectures 1991: 377-382 - Alain Darte:
Two heuristics for task scheduling. Algorithms and Parallel VLSI Architectures 1991: 383-
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-13 00:59 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
