default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAsianHOST 2023: Tianjin, China
- Asian Hardware Oriented Security and Trust Symposium, AsianHOST 2023, Tianjin, China, December 13-15, 2023. IEEE 2023, ISBN 979-8-3503-4099-0
- Akshita Reddy Mavurapu, Haoqi Shan, Xiaolong Guo, Orlando Arias, Dean Sullivan:
HeisenTrojans: They Are Not There Until They Are Triggered. 1-7 - Weimin Fu, Kaichen Yang, Raj Gautam Dutta, Xiaolong Guo, Gang Qu:
LLM4SecHW: Leveraging Domain-Specific Large Language Model for Hardware Debugging. 1-6 - Haoqi Shan, Dean Sullivan, Orlando Arias:
When Memory Mappings Attack: On the (Mis)use of the ARM Cortex-M FPB Unit. 1-6 - Raphaële Milan
, Lilian Bossuet, Loïc Lagadec, Carlos Andres Lara-Nino, Brice Colombier:
TrustSoC: Light and Efficient Heterogeneous SoC Architecture, Secure-by-design. 1-6 - Haosen Yu, Peiyao Sun, Basel Halak, Karthik Shanthakumar, Tomasz Kazmierski:
Tamper Resistant Design of Convolutional Neural Network Hardware Accelerator. 1-5 - Chutitep Woralert, Chen Liu, Zander Blasingame, Zhiliu Yang:
A Comparison of One-class and Two-class Models for Ransomware Detection via Low-level Hardware Information. 1-6 - Xingxin Wang, Xinxin Wang, Chaoxuan Yuan, Wei Hu:
Fault Analysis on AES and SM4 Through Automatic Property Extraction and Checking. 1-5 - Yu Jin, Pengfei Qiu, Chunlu Wang, Yihao Yang, Dongsheng Wang, Xiaoyong Li, Qian Wang, Gang Qu:
Overtake: Achieving Meltdown-type Attacks with One Instruction. 1-6 - Harish Prasad Allam, Suraj Mandal, Debapriya Basu Roy:
A Comparative Analysis between Karatsuba, Toom-Cook and NTT Multiplier for Polynomial Multiplication in NTRU on FPGA. 1-6 - Xue Mei, Guangyang Zhang, Chongyan Gu, Yao Wang:
DDQ-APUF: A Highly Reliable Arbiter PUF Using Delay Difference Quantization. 1-4 - Nishanth Goud Chennagouni, Mohammad Mezanur Rahman Monjur, Wei Lu, Qiaoyan Yu:
A Hybrid Neural Network for Simultaneous Multi-Attack Detection in Sensor Networks. 1-6 - Ke Xia, Sheng Wei:
DF-TEE: Trusted Execution Environment for Disaggregated Multi-FPGA Cloud Systems. 1-6 - Lilian Bossuet, Carlos Andres Lara-Nino:
Emulating Covert Data Transmission on Heterogeneous SoCs. 1-6 - Aditya Japa, Jiliang Zhang, Weiqiang Liu, Chongyan Gu:
Processor based Intrinsic PUF Design for Approximate Computing: Faith or Reality? 1-6 - Tianming Ni, Fei Li, Qingsong Peng, Senling Wang, Xiaoqing Wen:
A Lightweight and Machine-Learning-Resistant PUF framework based on Nonlinear Structure and Obfuscating Challenges. 1-6 - Ya Gao, Haocheng Ma, Mingkai Yan, Jiaji He, Yiqiang Zhao, Yier Jin:
NNLeak: An AI-Oriented DNN Model Extraction Attack through Multi-Stage Side Channel Analysis. 1-6 - Renchao Li, Zhen Weng, Aijiao Cui, Gang Qu:
A Lightweight Authentication Scheme with PE-Based Unclonable Label. 1-6 - Pengjun Wang, Yuanfeng Xie, Gang Li:
A Compact Weak PUF Circuit Based on Random Process Deviations of Amplifier Chain. 1-5 - Mashrafi Alam Kajol, Sandeep Sunkavilli, Qiaoyan Yu:
AHD-LAM: A New Mitigation Method against Voltage-Drop Attacks in Multi-tenant FPGAs. 1-6 - Anirban Sengupta, Rahul Chaurasia, Aditya Anshul:
Hardware Security of Digital Image Filter IP Cores against Piracy using IP Seller's Fingerprint Encrypted Amino Acid Biometric Sample. 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-07 20:41 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
