Kwang Sub Yoon (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

3 Hyuk-Jun Sung, Kwang Sub Yoon: A 3.3 V high speed CMOS PLL with 3-250 MHz input locking range. ISCAS (2) 1999: 553-556

Selection of 1 from 5 records - Kwang Sub Yoon has 9 coauthors