dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

John Wawrzynek (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndré DeHon, Randy Huang, John Wawrzynek: Stochastic spatial routing for reconfigurable networks. Microprocessors and Microsystems 30(6): 301-318 (2006)
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndré DeHon, Yury Markovsky, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek: Stream computations organized for reconfigurable execution. Microprocessors and Microsystems 30(6): 334-354 (2006)
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRandy Huang, John Wawrzynek, André DeHon: Stochastic, spatial routing for hypergraphs, trees, and meshes. FPGA 2003: 78-87
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndré DeHon, Randy Huang, John Wawrzynek: Hardware-Assisted Fast Routing. FCCM 2002: 205-
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYury Markovsky, Eylon Caspi, Randy Huang, Joseph Yeh, Michael Chu, John Wawrzynek, André DeHon: Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine. FPGA 2002: 196-205
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, André DeHon: Stream Computations Organized for Reconfigurable Execution (SCORE). FPL 2000: 605-614
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung, Omid Rowhani, George Varghese, John Wawrzynek, André DeHon: HSRA: High-Speed, Hierarchical Synchroous Reconfigurable Array. FPGA 1999: 125-134

Selection of 7 from 60 records - John Wawrzynek has 90 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page