dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Yu Wang (Selection)

汪玉

List of publications from the DBLP Bibliography Server - FAQ

other persons with the same name:


Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


36Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWulong Liu, Yu Wang, Wei Liu, Yuchun Ma, Yuan Xie, Huazhong Yang: On-chip hybrid power supply system for wireless sensor nodes. ASP-DAC 2011: 43-48
35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWeichen Liu, Jiang Xu, Xuan Wang, Yu Wang, Wei Zhang, Yaoyao Ye, Xiaowen Wu, Mahdi Nikdast, Zhehui Wang: A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC. ISVLSI 2011: 260-265
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Xiaoming Chen, Wenping Wang, Yu Cao, Yuan Xie, Huazhong Yang: Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques. IEEE Trans. VLSI Syst. 19(4): 615-628 (2011)
33Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPaul Falkenstern, Yuan Xie, Yao-Wen Chang, Yu Wang: Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis. ASP-DAC 2010: 169-174
32Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYibo Chen, Yuan Xie, Yu Wang, Andrés Takach: Minimizing leakage power in aging-bounded high-level synthesis with design time multi-Vth assignment. ASP-DAC 2010: 689-694
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYibo Chen, Yuan Xie, Yu Wang, Andrés Takach: Parametric yield driven resource binding in behavioral synthesis with multi-Vth/Vdd library. ASP-DAC 2010: 781-786
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJing Yan, Ning-Yi Xu, Xiongfei Cai, Rui Gao, Yu Wang, Rong Luo, Feng-Hsiung Hsu: LambdaRank acceleration for relevance ranking in web search engines (abstract only). FPGA 2010: 285
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYi Shan, Bo Wang, Jing Yan, Yu Wang, Ning-Yi Xu, Huazhong Yang: FPMR: MapReduce framework on FPGA. FPGA 2010: 93-102
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDi Wu, Tianji Wu, Yi Shan, Yu Wang, Yong He, Ningyi Xu, Huazhong Yang: Making Human Connectome Faster: GPU Acceleration of Brain Network Analysis. ICPADS 2010: 593-600
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichael DeBole, Krishnan Ramakrishnan, Varsha Balakrishnan, Wenping Wang, Hong Luo, Yu Wang, Yuan Xie, Yu Cao, Narayanan Vijaykrishnan: A framework for estimating NBTI degradation of microarchitectural components. ASP-DAC 2009: 455-460
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Jiang Xu, Shengxi Huang, Weichen Liu, Huazhong Yang: A case study of on-chip sensor network in multiprocessor system-on-chip. CASES 2009: 241-250
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWeichen Liu, Zonghua Gu, Jiang Xu, Yu Wang, Mingxuan Yuan: An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking. CODES+ISSS 2009: 61-70
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Xiaoming Chen, Wenping Wang, Yu Cao, Yuan Xie, Huazhong Yang: Gate replacement techniques for simultaneous leakage and aging optimization. DATE 2009: 328-333
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJing Yan, Ning-Yi Xu, Xiongfei Cai, Rui Gao, Yu Wang, Rong Luo, Feng-Hsiung Hsu: FPGA-based acceleration of neural network for ranking in web search engine with a streaming architecture. FPL 2009: 662-665
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFubing Mao, Yuchun Ma, Ning Xu, Xianlong Hong, Yu Wang: Multi-objective Floorplanning Based on Fuzzy Logic. FSKD (4) 2009: 331-335
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLXiaoming Chen, Yu Wang, Yu Cao, Yuchun Ma, Huazhong Yang: Variation-aware supply voltage assignment for minimizing circuit degradation and leakage. ISLPED 2009: 39-44
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBalaji Vaidyanathan, Anthony S. Oates, Yuan Xie, Yu Wang: NBTI-aware statistical circuit delay assessment. ISQED 2009: 13-18
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Xiaoming Chen, Wenping Wang, Varsha Balakrishnan, Yu Cao, Yuan Xie, Huazhong Yang: On the efficacy of input Vector Control to mitigate NBTI effects and leakage power. ISQED 2009: 19-26
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYuchun Ma, Xin Li, Yu Wang, Xianlong Hong: Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation. IEICE Transactions 92-A(12): 2979-2989 (2009)
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHong Luo, Yu Wang, Rong Luo, Huazhong Yang, Yuan Xie: Temperature-Aware NBTI Modeling Techniques in Digital Circuits. IEICE Transactions 92-C(6): 875-886 (2009)
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichael DeBole, Krishnan Ramakrishnan, Varsha Balakrishnan, Wenping Wang, Hong Luo, Yu Wang, Yuan Xie, Yu Cao, Narayanan Vijaykrishnan: New-Age: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural Components. International Journal of Parallel Programming 37(4): 417-431 (2009)
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Xukai Shen, Rong Luo, Huazhong Yang: Leakage Power Reduction through Dual Vth Assignment Considering Threshold voltage Variation. Journal of Circuits, Systems, and Computers 18(7): 1243-1261 (2009)
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSaihua Lin, Yu Wang, Rong Luo, Huazhong Yang: A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in UDVS application. ASP-DAC 2008: 304-309
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLQian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang: Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths. ISQED 2008: 74-77
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Ku He, Rong Luo, Hui Wang, Huazhong Yang: Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits. IEEE Trans. VLSI Syst. 16(9): 1101-1113 (2008)
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Hong Luo, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: Temperature-aware NBTI modeling and the impact of input vector control on performance degradation. DATE 2007: 546-551
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKu He, Rong Luo, Yu Wang: A power gating scheme for ground bounce reduction during mode transition. ICCD 2007: 388-394
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: Modeling of PMOS NBTI Effect Considering Temperature Variation. ISQED 2007: 139-144
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang, Yuan Xie: A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect. PATMOS 2007: 160-170
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Hui Wang, Huazhong Yang: Fine-grain Sleep Transistor Placement Considering Leakage Feedback Gate. APCCAS 2006: 964-967
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYongpan Liu, Yu Wang, Feng Zhang, Rong Luo, Hui Wang: A New Thermal-Conscious System-Level Methodology for Energy-Efficient Processor Voltage Selection. APCCAS 2006: 968-971
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Yongpan Liu, Rong Luo, Huazhong Yang: Genetic Algorithm Based Fine-Grain Sleep Transistor Insertion Technique for Leakage Optimization. ICNC (1) 2006: 716-725
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Yongpan Liu, Rong Luo, Huazhong Yang, Hui Wang: Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits. ISLPED 2006: 238-243
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Hai Lin, Huazhong Yang, Rong Luo, Hui Wang: Simultaneous Fine-grain Sleep Transistor Placement and Sizing for Leakage Optimization. ISQED 2006: 723-728
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHai Lin, Yu Wang, Rong Luo, Huazhong Yang, Hui Wang: IR-drop Reduction Through Combinational Circuit Partitioning. PATMOS 2006: 370-381
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYu Wang, Huazhong Yang, Hui Wang: Signal-Path-Level Dual-VT Assignment for Leakage Power Reduction. Journal of Circuits, Systems, and Computers 15(2): 197-216 (2006)

Selection of 36 from 36 records - Yu Wang has 54 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page