| |
- CSB - MetaPress - Google - Bing - Yahoo
Ask others: ACM DL/Guide - - CSB - MetaPress - Google - Bing - Yahoo
| 5 |       | Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham: Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. IEEE Trans. Computers 56(10): 1401-1414 (2007) |
Selection of 1 from 7 records - Vinod Viswanath has 7 coauthors
Copyright © 2009-12-28 by Michael Ley (ley@uni-trier.de)