| | |
- CSB - MetaPress - Google - Bing - Yahoo
Ask others: ACM DL/Guide - - CSB - MetaPress - Google - Bing - Yahoo
| 1 |       | Saurabh K. Tiwary, Pragati K. Tiwary, Rob A. Rutenbar: Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration. DAC 2006: 31-36 |
Selection of 1 from 1 records - Pragati K. Tiwary has 2 coauthors
Last update 2012-02-16 CET by the DBLP Team —
Content released under the ODC-BY 1.0 license — See also our legal information page