| |
- CSB - MetaPress - Google - Bing - Yahoo
Ask others: ACM DL/Guide - - CSB - MetaPress - Google - Bing - Yahoo
| 1 |       | Andreas Dandalis, Viktor K. Prasanna, Bharani Thiruvengadam: Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers. FPL 2001: 315-325 |
Selection of 1 from 1 records - Bharani Thiruvengadam has 2 coauthors
Copyright © 2009-12-08 by Michael Ley (ley@uni-trier.de)