dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Kesava R. Talupuru (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKyuho Shim, Kesava R. Talupuru, Maciej J. Ciesielski, Seiyang Yang: Simulation Acceleration with HW Re-Compilation Avoidance. VLSI Design 2008: 487-491

Selection of 1 from 3 records - Kesava R. Talupuru has 5 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page