dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Isidoros Sideris (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNikos Anastasiadis, Isidoros Sideris, Kiamal Z. Pekmestzi: A fast multiplier-less edge detection accelerator for FPGAs. SAC 2010: 510-515
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIsidoros Sideris, Nikos K. Moshopoulos, Kiamal Z. Pekmestzi: A hardware peripheral for Java bytecodes translation acceleration. SAC 2010: 552-553
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIsidoros Sideris, Kiamal Z. Pekmestzi, George Economakos: Extending an embedded RISC microprocessor for efficient translation based Java execution. Microprocessors and Microsystems - Embedded Hardware Design 33(7-8): 415-429 (2009)
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIsidoros Sideris, Kiamal Z. Pekmestzi, George Economakos: An instruction set extension for java bytecodes translation acceleration. ICSAMOS 2008: 116-123
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKiamal Z. Pekmestzi, Nicholas Axelos, Isidoros Sideris, Nikos K. Moshopoulos: A BISR Architecture for Embedded Memories. IOLTS 2008: 149-154
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIsidoros Sideris, Kiamal Z. Pekmestzi, George Economakos: A predecoding technique for ILP exploitation in Java processors. Journal of Systems Architecture - Embedded Systems Design 54(7): 707-728 (2008)
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLP. Bougas, A. Tsirikos, K. Anagnostopoulos, Isidoros Sideris, Kiamal Z. Pekmestzi: Segmentation based design of serial parallel multipliers. ISCAS 2006

Selection of 7 from 8 records - Isidoros Sideris has 13 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page