dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Tomas Rokicki (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChris J. Myers, Tomas Rokicki, Teresa H. Y. Meng: POSET timing and its application to the synthesis and verification of gate-level timed circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 18(6): 769-786 (1999)
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChris J. Myers, Tomas Rokicki, Teresa H. Y. Meng: Automatic synthesis of gate-level timed circuits with choice. ARVLSI 1995: 42-58
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTomas Rokicki, Chris J. Myers: Automatic Verification of Timed Circuits. CAV 1994: 468-480

Selection of 3 from 17 records - Tomas Rokicki has 23 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page