Gerardo Pelosi (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

11 Alessandro Barenghi, Guido Bertoni, Luca Breveglieri, Gerardo Pelosi: A FPGA Coprocessor for the Cryptographic Tate Pairing over Fp. ITNG 2008: 112-119

9 Guido Marco Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi: Parallel Hardware Architectures for the Cryptographic Tate Pairing. I. J. Network Security 7(1): 31-37 (2008)

8 Guido Bertoni, Luca Breveglieri, Liqun Chen, Pasqualina Fragneto, Keith A. Harrison, Gerardo Pelosi: A pairing SW implementation for Smart-Cards. Journal of Systems and Software 81(7): 1240-1247 (2008)

2 Guido Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi, L. Sportiello: Software implementation of Tate pairing over GF(2^m). DATE Designers' Forum 2006: 7-11

1 Guido Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi: Parallel Hardware Architectures for the Cryptographic Tate Pairing. ITNG 2006: 186-191

Selection of 5 from 12 records - Gerardo Pelosi has 18 coauthors

11		Alessandro Barenghi, Guido Bertoni, Luca Breveglieri, Gerardo Pelosi: A FPGA Coprocessor for the Cryptographic Tate Pairing over Fp. ITNG 2008: 112-119
9		Guido Marco Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi: Parallel Hardware Architectures for the Cryptographic Tate Pairing. I. J. Network Security 7(1): 31-37 (2008)
8		Guido Bertoni, Luca Breveglieri, Liqun Chen, Pasqualina Fragneto, Keith A. Harrison, Gerardo Pelosi: A pairing SW implementation for Smart-Cards. Journal of Systems and Software 81(7): 1240-1247 (2008)
2		Guido Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi, L. Sportiello: Software implementation of Tate pairing over GF(2^m). DATE Designers' Forum 2006: 7-11
1		Guido Bertoni, Luca Breveglieri, Pasqualina Fragneto, Gerardo Pelosi: Parallel Hardware Architectures for the Cryptographic Tate Pairing. ITNG 2006: 186-191