dblp.uni-trier.dewww.uni-trier.de

Arun Patel (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArun Patel, Christopher A. Madill, Manuel Saldaña, Chris Comis, Regis Pomes, Paul Chow: A Scalable FPGA-based Multiprocessor. FCCM 2006: 111-120
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLesley Shannon, Blair Fort, Samir Parikh, Arun Patel, Manuel Saldaña, Paul Chow: A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification. FPL 2006: 1-6
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLesley Shannon, Blair Fort, Samir Parikh, Arun Patel, Manuel Saldaña, Paul Chow: Designing an FPGA SoC Using a Standardized IP Block Interface. FPT 2005: 341-342

Selection of 3 from 4 records - Arun Patel has 12 coauthors

Copyright © 2009-12-03 by Michael Ley (ley@uni-trier.de)