Pilar Parra (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

5 Raúl Jiménez, Pilar Parra, Javier Castro, Manuel Sánchez, Antonio J. Acosta: Optimization of Master-Slave Flip-Flops for High-Performance Applications. PATMOS 2006: 439-449

4 Pilar Parra, Antonio J. Acosta, Raúl Jiménez, Manuel Valencia: Selective Clock-Gating for Low-Power Synchronous Counters. J. Low Power Electronics 1(1): 11-19 (2005)

3 Raúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A New Hybrid CBL-CMOS Cell for Optimum Noise/Power Application. PATMOS 2003: 491-500

2 Raúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches. PATMOS 2002: 209-218

Selection of 4 from 7 records - Pilar Parra has 14 coauthors

5		Raúl Jiménez, Pilar Parra, Javier Castro, Manuel Sánchez, Antonio J. Acosta: Optimization of Master-Slave Flip-Flops for High-Performance Applications. PATMOS 2006: 439-449
4		Pilar Parra, Antonio J. Acosta, Raúl Jiménez, Manuel Valencia: Selective Clock-Gating for Low-Power Synchronous Counters. J. Low Power Electronics 1(1): 11-19 (2005)
3		Raúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A New Hybrid CBL-CMOS Cell for Optimum Noise/Power Application. PATMOS 2003: 491-500
2		Raúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches. PATMOS 2002: 209-218