dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Pilar Parra (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJavier Castro, Pilar Parra, Antonio J. Acosta: Optimization of clock-gating structures for low-leakage high-performance applications. ISCAS 2010: 3220-3223
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJavier Castro, Pilar Parra, Antonio J. Acosta: Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures. PATMOS 2009: 76-85
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJavier Castro, Pilar Parra, Manuel Valencia, Antonio J. Acosta: Asymmetric clock driver for improved power and noise performances. ISCAS 2007: 893-896
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRaúl Jiménez, Pilar Parra, Javier Castro, Manuel Sánchez, Antonio J. Acosta: Optimization of Master-Slave Flip-Flops for High-Performance Applications. PATMOS 2006: 439-449
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPilar Parra, Antonio J. Acosta, Raúl Jiménez, Manuel Valencia: Selective Clock-Gating for Low-Power Synchronous Counters. J. Low Power Electronics 1(1): 11-19 (2005)
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRaúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A New Hybrid CBL-CMOS Cell for Optimum Noise/Power Application. PATMOS 2003: 491-500
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRaúl Jiménez, Pilar Parra, Pedro Sanmartín, Antonio J. Acosta: A Technique to Generate CMOS VLSI Flip-Flops Based on Differential Latches. PATMOS 2002: 209-218
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPilar Parra, Antonio J. Acosta, Manuel Valencia: Selective Clock-Gating for Low Power/Low Noise Synchronous Counters 1. PATMOS 2002: 448-457

Selection of 8 from 9 records - Pilar Parra has 14 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page