Jongsun Park (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

14 Jongsun Park, Jung Hwan Choi, Kaushik Roy: Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy. IEEE Trans. VLSI Syst. 18(5): 787-793 (2010)

12 Yongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy: Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering. Signal Processing Systems 58(2): 125-137 (2010)

6 Jongsun Park, Kaushik Roy: A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption. Signal Processing Systems 53(3): 399-410 (2008)

5 Jongsun Park, Jung Hwan Choi, Kaushik Roy: Dynamic bit-width adaptation in DCT: image quality versus computation energy trade-off. DATE 2006: 520-521

4 Jongsun Park, Khurram Muhammad, Kaushik Roy: Efficient modeling of 1/f^alpha/ noise using multirate process. IEEE Trans. on CAD of Integrated Circuits and Systems 25(7): 1247-1256 (2006)

3 Jongsun Park, Khurram Muhammad, Kaushik Roy: High-performance FIR filter design based on sharing multiplication. IEEE Trans. VLSI Syst. 11(2): 244-253 (2003)

2 Jongsun Park, Soonkeon Kwon, Kaushik Roy: Low power reconfigurable DCT design based on sharing multiplication. ICASSP 2002: 3116-3119

1 Jongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang, Kaushik Roy: High performance and low power FIR filter design based on sharing multiplication. ISLPED 2002: 295-300

Selection of 8 from 21 records - Jongsun Park has 59 coauthors

Last update 2012-09-10 CET by the DBLP Team —

Content released under the ODC-BY 1.0 license — See also our legal information page

14		Jongsun Park, Jung Hwan Choi, Kaushik Roy: Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy. IEEE Trans. VLSI Syst. 18(5): 787-793 (2010)
12		Yongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunsoo Choo, Jongsun Park, Woopyo Jeong, Kaushik Roy: Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering. Signal Processing Systems 58(2): 125-137 (2010)
6		Jongsun Park, Kaushik Roy: A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption. Signal Processing Systems 53(3): 399-410 (2008)
5		Jongsun Park, Jung Hwan Choi, Kaushik Roy: Dynamic bit-width adaptation in DCT: image quality versus computation energy trade-off. DATE 2006: 520-521
4		Jongsun Park, Khurram Muhammad, Kaushik Roy: Efficient modeling of 1/f^alpha/ noise using multirate process. IEEE Trans. on CAD of Integrated Circuits and Systems 25(7): 1247-1256 (2006)
3		Jongsun Park, Khurram Muhammad, Kaushik Roy: High-performance FIR filter design based on sharing multiplication. IEEE Trans. VLSI Syst. 11(2): 244-253 (2003)
2		Jongsun Park, Soonkeon Kwon, Kaushik Roy: Low power reconfigurable DCT design based on sharing multiplication. ICASSP 2002: 3116-3119
1		Jongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang, Kaushik Roy: High performance and low power FIR filter design based on sharing multiplication. ISLPED 2002: 295-300