dblp.uni-trier.dewww.uni-trier.de

Ashok Narasimhan (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Narasimhan, Ramalingam Sridhar: A low power and low area active clock deskewing technique for sub-90nm technologies. SoCC 2008: 179-182
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Narasimhan, Ramalingam Sridhar: Impact of Variability on Clock Skew in H-tree Clock Networks. ISQED 2007: 458-466
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Narasimhan, Bhooma Srinivasaraghavan, Ramalingam Sridhar: A Low-Power Asymmetric Source Driver Level Converter Based Current-Mode Signaling Scheme for Global Interconnects. VLSI Design 2006: 491-494
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPrachee Sharma, Asheq Khan, Ashok Narasimhan, Ramalingam Sridhar, Satish K. Tripathi: Energy Conservation in Sensor Networks through Selective Node Activation. WOWMOM 2006: 115-124
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Narasimhan, Shantanu Divekar, Praveen Elakkumanan, Ramalingam Sridhar: A Low-Power Current-Mode Clock Distribution Scheme for Multi-GHz NoC-Based SoCs. VLSI Design 2005: 130-133
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Narasimhan, Manish Kasotiya, Ramalingam Sridhar: A Low-Swing Differential Signaling Scheme for On-Chip Global Interconnects. VLSI Design 2005: 634-639

Selection of 6 from 6 records - Ashok Narasimhan has 8 coauthors

Copyright © 2009-12-24 by Michael Ley (ley@uni-trier.de)