| | |
- CSB - MetaPress - Google - Bing - Yahoo
Ask others: ACM DL/Guide - - CSB - MetaPress - Google - Bing - Yahoo
| 1 |       | Bogdan Matasaru, Tudor Jebelean: FPGA Implementation of an Extended Binary GCD Algorithm for Systolic Reduction of Rational Numbers. FPL 2000: 810-813 |
Selection of 1 from 1 records - Bogdan Matasaru has 1 coauthors
Last update 2012-02-16 CET by the DBLP Team —
Content released under the ODC-BY 1.0 license — See also our legal information page