Fang Liu (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

126 Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: Control flow checking and recovering based on 8051 architecture. SAC 2008: 1550-1551

116 Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: A New Approach to Single Event Effect Tolerance Based on Asynchronous Circuit Technique. J. Electronic Testing 24(1-3): 57-65 (2008)

78 Wei Chen, Rui Gong, Kui Dai, Fang Liu, Zhiying Wang: Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems. CIT 2006: 175

77 Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: Modified Triple Modular Redundancy Structure based on Asynchronous Circuit Technique. DFT 2006: 184-196

74 Wei Chen, Rui Gong, Fang Liu, Kui Dai, Zhiying Wang: Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy. ESA 2006: 183-190

Selection of 5 from 263 records - Fang Liu has 374 coauthors

Last update 2012-09-10 CET by the DBLP Team —

Content released under the ODC-BY 1.0 license — See also our legal information page

126		Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: Control flow checking and recovering based on 8051 architecture. SAC 2008: 1550-1551
116		Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: A New Approach to Single Event Effect Tolerance Based on Asynchronous Circuit Technique. J. Electronic Testing 24(1-3): 57-65 (2008)
78		Wei Chen, Rui Gong, Kui Dai, Fang Liu, Zhiying Wang: Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems. CIT 2006: 175
77		Rui Gong, Wei Chen, Fang Liu, Kui Dai, Zhiying Wang: Modified Triple Modular Redundancy Structure based on Asynchronous Circuit Technique. DFT 2006: 184-196
74		Wei Chen, Rui Gong, Fang Liu, Kui Dai, Zhiying Wang: Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy. ESA 2006: 183-190