Seung Eun Lee (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

8 Seung Eun Lee, Chris Wilkerson, Ming Zhang, Rajendra Yavatkar, Shih-Lien Lu, Nader Bagherzadeh: Low power adaptive pipeline based on instruction isolation. ISQED 2009: 788-793

7 Seung Eun Lee, Nader Bagherzadeh: A variable frequency link for a power-aware network-on-chip (NoC). Integration 42(4): 479-485 (2009)

6 Seung Eun Lee, Jun Ho Bahn, Yoon Seok Yang, Nader Bagherzadeh: A Generic Network Interface Architecture for a Networked Processor Array (NePA). ARCS 2008: 247-260

5 Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungsook Yang, Nader Bagherzadeh: On Design and Application Mapping of a Network-on-Chip(NoC) Architecture. Parallel Processing Letters 18(2): 239-255 (2008)

3 Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh: On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture. ITNG 2007: 1033-1038

2 Seung Eun Lee, Jun Ho Bahn, Nader Bagherzadeh: Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP). SBAC-PAD 2007: 211-218

1 Seung Eun Lee, Nader Bagherzadeh: Increasing the throughput of an adaptive router in network-on-chip (NoC). CODES+ISSS 2006: 82-87

Selection of 7 from 8 records - Seung Eun Lee has 9 coauthors

8		Seung Eun Lee, Chris Wilkerson, Ming Zhang, Rajendra Yavatkar, Shih-Lien Lu, Nader Bagherzadeh: Low power adaptive pipeline based on instruction isolation. ISQED 2009: 788-793
7		Seung Eun Lee, Nader Bagherzadeh: A variable frequency link for a power-aware network-on-chip (NoC). Integration 42(4): 479-485 (2009)
6		Seung Eun Lee, Jun Ho Bahn, Yoon Seok Yang, Nader Bagherzadeh: A Generic Network Interface Architecture for a Networked Processor Array (NePA). ARCS 2008: 247-260
5		Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungsook Yang, Nader Bagherzadeh: On Design and Application Mapping of a Network-on-Chip(NoC) Architecture. Parallel Processing Letters 18(2): 239-255 (2008)
3		Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh: On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture. ITNG 2007: 1033-1038
2		Seung Eun Lee, Jun Ho Bahn, Nader Bagherzadeh: Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP). SBAC-PAD 2007: 211-218
1		Seung Eun Lee, Nader Bagherzadeh: Increasing the throughput of an adaptive router in network-on-chip (NoC). CODES+ISSS 2006: 82-87