| | |
- CSB - MetaPress - Google - Bing - Yahoo
Ask others: ACM DL/Guide - - CSB - MetaPress - Google - Bing - Yahoo
| 69 |       | Salomon Beer, Ran Ginosar, Michael Priel, Rostislav (Reuven) Dobkin, Avinoam Kolodny: An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm. ISCAS 2011: 2593-2596 |
| 65 | | Salomon Beer, Ran Ginosar, Michael Priel, Rostislav (Reuven) Dobkin, Avinoam Kolodny: The Devolution of Synchronizers. ASYNC 2010: 94-103 |
| 61 | | Rostislav (Reuven) Dobkin, Michael Moyal, Avinoam Kolodny, Ran Ginosar: Asynchronous Current Mode Serial Communication. IEEE Trans. VLSI Syst. 18(7): 1107-1117 (2010) |
| 56 | | Rostislav (Reuven) Dobkin, Ran Ginosar, Avinoam Kolodny: QNoC asynchronous router. Integration 42(2): 103-115 (2009) |
| 55 | | Rostislav (Reuven) Dobkin, Ran Ginosar: Two-phase synchronization with sub-cycle latency. Integration 42(3): 367-375 (2009) |
| 54 | | Rostislav (Reuven) Dobkin, Ran Ginosar: Fast Universal Synchronizers. PATMOS 2008: 199-208 |
| 52 | | Rostislav (Reuven) Dobkin, Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar: Parallel vs. serial on-chip communication. SLIP 2008: 43-50 |
| 50 | | Rostislav (Reuven) Dobkin, Yevgeny Perelman, Tuvia Liran, Ran Ginosar, Avinoam Kolodny: High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link. ASYNC 2007: 3-14 |
| 46 | | Rostislav (Reuven) Dobkin, Ran Ginosar, Israel Cidon: QNoC Asynchronous Router with Dynamic Virtual Channel Allocation. NOCS 2007: 218 |
| 42 | | Rostislav (Reuven) Dobkin, Ran Ginosar, Avinoam Kolodny: Fast Asynchronous Shift Register for Bit-Serial Communication. ASYNC 2006: 117-127 |
| 39 | | Rostislav (Reuven) Dobkin, Ran Ginosar, Christos P. Sotiriou: High Rate Data Synchronization in GALS SoCs. IEEE Trans. VLSI Syst. 14(10): 1063-1074 (2006) |
| 37 | | Rostislav (Reuven) Dobkin, Victoria Vishnyakov, Eyal Friedman, Ran Ginosar: An Asynchronous Router for Multiple Service Levels Networks on Chip. ASYNC 2005: 44-53 |
| 33 | | Rostislav (Reuven) Dobkin, Michael Peleg, Ran Ginosar: Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. IEEE Trans. VLSI Syst. 13(4): 427-438 (2005) |
| 32 | | Rostislav (Reuven) Dobkin, Ran Ginosar, Christos P. Sotiriou: Data Synchronization Issues in GALS SoCs. ASYNC 2004: 170-180 |
Selection of 14 from 69 records - Ran Ginosar has 63 coauthors
Last update 2012-09-10 CET by the DBLP Team —
Content released under the ODC-BY 1.0 license — See also our legal information page