![]() | ![]() |
Ask others: ACM DL/Guide -
- CSB - MetaPress - Google - Bing - Yahoo
| 35 | Xin Fu, Tao Li, José A. B. Fortes: Architecting reliable multi-core network-on-chip for small scale processing technology. DSN 2010: 111-120 | |
| 26 | Xin Fu, Tao Li, José A. B. Fortes: Soft error vulnerability aware process variation mitigation. HPCA 2009: 93-104 | |
| 22 | Xin Fu, Tao Li, José A. B. Fortes: Combined circuit and microarchitecture techniques for effective soft error robustness in SMT processors. DSN 2008: 137-146 | |
| 18 | Xin Fu, Wangyuan Zhang, Tao Li, José A. B. Fortes: Optimizing Issue Queue Reliability to Soft Errors on Simultaneous Multithreaded Architectures. ICPP 2008: 190-197 | |
| 17 | Xin Fu, Tao Li, José A. B. Fortes: NBTI tolerant microarchitecture design in the presence of process variation. MICRO 2008: 399-410 | |
| 16 | Xin Fu, Tao Li, José A. B. Fortes: ORBIT: Effective Issue Queue Soft-Error Vulnerability Mitigation on Simultaneous Multithreaded Architectures Using Operand Readiness-Based Instruction Dispatch. SBAC-PAD 2008: 71-78 | |
| 14 | Wangyuan Zhang, Xin Fu, Tao Li, José A. B. Fortes: An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures. ISPASS 2007: 169-178 | |
| 7 | Xin Fu, James Poe, Tao Li, José A. B. Fortes: Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior. MASCOTS 2006: 147-155 |
Selection of 8 from 40 records - Xin Fu has 49 coauthors
Last update 2012-09-10 CET by the DBLP Team —
Content released under the ODC-BY 1.0 license — See also our legal information page