dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Sheng Chou (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSheng Chou, Cheng-Shen Han, Po-Kai Huang, Ko-Fan Tien, Tsung-Yi Ho: An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 30(7): 1045-1057 (2011)

Selection of 1 from 4 records - Sheng Chou has 7 coauthors

Last update 2012-09-10 CET by the DBLP TeamThis material is Open Data Content released under the ODC-BY 1.0 license — See also our legal information page