dblp.uni-trier.dewww.uni-trier.de

Pawel Chodowiec (Selection)

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo


6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPawel Chodowiec, Kris Gaj: Very Compact FPGA Implementation of the AES Algorithm. CHES 2003: 319-333
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPeter Bellows, Jaroslav Flidr, Ladan Gharai, Colin Perkins, Pawel Chodowiec, Kris Gaj: IPsec-Protected Transport of HDTV over IP. FPL 2003: 869-879
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKris Gaj, Pawel Chodowiec: Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. CT-RSA 2001: 84-99
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPawel Chodowiec, Po Khuon, Kris Gaj: Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining. FPGA 2001: 94-102
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPawel Chodowiec, Kris Gaj, Peter Bellows, Brian Schott: Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board. ISC 2001: 220-234
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKris Gaj, Pawel Chodowiec: Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. AES Candidate Conference 2000: 40-54

Selection of 6 from 7 records - Pawel Chodowiec has 10 coauthors

Copyright © 2009-12-04 by Michael Ley (ley@uni-trier.de)