Gordon J. Brebner (Selection)

List of publications from the DBLP Bibliography Server - FAQ

Ask others: ACM DL/Guide -

35 Chidamber Kulkarni, Gordon J. Brebner: Memory centric thread synchronization on platform FPGAs. DATE 2006: 959-964

31 Jike Chong, Chidamber Kulkarni, Gordon J. Brebner: Building a flexible and scalable DRAM interface for networking applications on FPGAs. FPGA 2006: 233

30 Chidamber Kulkarni, Gordon J. Brebner: Micro-Coded Datapaths: Populating the Space Between Finite State Machine and Processor. FPL 2006: 1-6

26 Gordon J. Brebner, Philip James-Roxby, Eric Keller, Chidamber Kulkarni: Hyper-Programmable Architectures for Adaptable Networked Systems. ASAP 2004: 328-338

25 Chidamber Kulkarni, Gordon J. Brebner, Graham Schelle: Mapping a domain specific language to a platform FPGA. DAC 2004: 924-927

Selection of 5 from 42 records - Gordon J. Brebner has 30 coauthors

Last update 2012-09-10 CET by the DBLP Team —

Content released under the ODC-BY 1.0 license — See also our legal information page

35		Chidamber Kulkarni, Gordon J. Brebner: Memory centric thread synchronization on platform FPGAs. DATE 2006: 959-964
31		Jike Chong, Chidamber Kulkarni, Gordon J. Brebner: Building a flexible and scalable DRAM interface for networking applications on FPGAs. FPGA 2006: 233
30		Chidamber Kulkarni, Gordon J. Brebner: Micro-Coded Datapaths: Populating the Space Between Finite State Machine and Processor. FPL 2006: 1-6
26		Gordon J. Brebner, Philip James-Roxby, Eric Keller, Chidamber Kulkarni: Hyper-Programmable Architectures for Adaptable Networked Systems. ASAP 2004: 328-338
25		Chidamber Kulkarni, Gordon J. Brebner, Graham Schelle: Mapping a domain specific language to a platform FPGA. DAC 2004: 924-927