"A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology."

Daeyeal Lee et al. (2012)

Details and statistics

DOI: 10.1109/ISSCC.2012.6177077

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics