James R. Larus Ravi Rajwar Transactional Memory http://dx.doi.org/10.2200/S00070ED1V01Y200611CAC002 http://dx.doi.org/10.2200/S00070ED1V01Y200611CAC002 2006 Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers