BibTeX record phd/us/Wolf95

download as .bib file

@phdthesis{DBLP:phd/us/Wolf95,
  author       = {Elizabeth Wolf},
  title        = {Hierarchical models of synchronous circuits for formal verification
                  and substitution},
  school       = {Stanford University, {USA}},
  year         = {1995},
  url          = {https://searchworks.stanford.edu/view/3101813},
  timestamp    = {Wed, 31 Aug 2022 08:34:24 +0200},
  biburl       = {https://dblp.org/rec/phd/us/Wolf95.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.