![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/vlsisp/SzwarcDWYCK94
@article{DBLP:journals/vlsisp/SzwarcDWYCK94, author = {Valek Szwarc and Luc Desormeaux and Wilson Wong and Clifford P. S. Yeung and Chong H. Chan and Tad A. Kwasniewski}, title = {A chip set for pipeline and parallel pipeline {FFT} architectures}, journal = {J. {VLSI} Signal Process.}, volume = {8}, number = {3}, pages = {253--265}, year = {1994}, url = {https://doi.org/10.1007/BF02106450}, doi = {10.1007/BF02106450}, timestamp = {Wed, 20 May 2020 21:26:20 +0200}, biburl = {https://dblp.org/rec/journals/vlsisp/SzwarcDWYCK94.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.