![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/tvlsi/YuB10
@article{DBLP:journals/tvlsi/YuB10, author = {Zhiyi Yu and Bevan M. Baas}, title = {A Low-Area Multi-Link Interconnect Architecture for {GALS} Chip Multiprocessors}, journal = {{IEEE} Trans. Very Large Scale Integr. Syst.}, volume = {18}, number = {5}, pages = {750--762}, year = {2010}, url = {https://doi.org/10.1109/TVLSI.2009.2017912}, doi = {10.1109/TVLSI.2009.2017912}, timestamp = {Wed, 11 Mar 2020 18:18:53 +0100}, biburl = {https://dblp.org/rec/journals/tvlsi/YuB10.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.