@article{DBLP:journals/tvlsi/ShelarS05,
author = {Rupesh S. Shelar and
Sachin S. Sapatnekar},
title = {BDD decomposition for delay oriented pass transistor logic
synthesis},
journal = {IEEE Trans. VLSI Syst.},
volume = {13},
number = {8},
year = {2005},
pages = {957-970},
ee = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853601},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2006-10-04 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
