Anuja Sehgal Sule Ozev Krishnendu Chakrabarty Test infrastructure design for mixed-signal SOCs with wrapped analog cores. 292-304 2006 14 IEEE Trans. VLSI Syst. 3 http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871758 db/journals/tvlsi/tvlsi14.html#SehgalOC06