dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'journals/tvlsi/LuTHWW06'

BibTeX

@article{DBLP:journals/tvlsi/LuTHWW06,
  author    = {Shyue-Kung Lu and
               Yu-Chen Tsai and
               Chih-Hsien Hsu and
               Kuo-Hua Wang and
               Cheng-Wen Wu},
  title     = {Efficient built-in redundancy analysis for embedded memories
               with 2-D redundancy},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {14},
  number    = {1},
  year      = {2006},
  pages     = {34-42},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863189},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2006-08-23 by Michael Ley (ley@uni-trier.de)