BibTeX record: journals/tvlsi/LenartO06

download as .bib file

@article{DBLP:journals/tvlsi/LenartO06,
  author    = {Thomas Lenart and
               Viktor {\"{O}}wall},
  title     = {Architectures for Dynamic Data Scaling in 2/4/8K Pipeline {FFT} Cores},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  year      = {2006},
  volume    = {14},
  number    = {11},
  pages     = {1286--1290},
  url       = {http://dx.doi.org/10.1109/TVLSI.2006.886407},
  doi       = {10.1109/TVLSI.2006.886407},
  timestamp = {Wed, 17 Sep 2014 01:36:25 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tvlsi/LenartO06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}