![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/tvlsi/ChenRK05
@article{DBLP:journals/tvlsi/ChenRK05, author = {Yiran Chen and Kaushik Roy and Cheng{-}Kok Koh}, title = {Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors}, journal = {{IEEE} Trans. Very Large Scale Integr. Syst.}, volume = {13}, number = {1}, pages = {75--85}, year = {2005}, url = {https://doi.org/10.1109/TVLSI.2004.840404}, doi = {10.1109/TVLSI.2004.840404}, timestamp = {Mon, 04 Jul 2022 14:19:32 +0200}, biburl = {https://dblp.org/rec/journals/tvlsi/ChenRK05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.