Faster power estimation of CMOS designs using vector compaction

Radj Radjassamy Jo Dale Carothers Faster power estimation of CMOS designs using vector compaction - a fractal approach. 476-488 2003 33 IEEE Transactions on Systems, Man, and Cybernetics, Part B 3 db/journals/tsmc/tsmcb33.html#RadjassamyC03