@article{DBLP:journals/tsmc/RadjassamyC03,
author = {Radj Radjassamy and
Jo Dale Carothers},
title = {Faster power estimation of CMOS designs using vector compaction
- a fractal approach},
journal = {IEEE Transactions on Systems, Man, and Cybernetics, Part
B},
volume = {33},
number = {3},
year = {2003},
pages = {476-488},
ee = {http://dx.doi.org/10.1109/TSMCB.2003.810954},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2009-06-10 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
