Neungsoo Park Bo Hong Viktor K. Prasanna Tiling, Block Data Layout, and Memory Hierarchy Performance. 640-654 2003 14 IEEE Trans. Parallel Distrib. Syst. 7 http://doi.ieeecomputersociety.org/10.1109/TPDS.2003.1214317 db/journals/tpds/tpds14.html#ParkHP03