Power minimization algorithms for LUT-based FPGA technology mapping.

Hao Li Srinivas Katkoori Wai-Kei Mak Power minimization algorithms for LUT-based FPGA technology mapping. 33-51 2004 9 ACM Trans. Design Autom. Electr. Syst. 1 http://doi.acm.org/10.1145/966137.966139 db/journals/todaes/todaes9.html#LiKM04