Xavier Vera Björn Lisper Jingling Xue Data cache locking for tight timing calculations. 2007 7 ACM Trans. Embedded Comput. Syst. 1 http://doi.acm.org/10.1145/1324969.1324973 db/journals/tecs/tecs7.html#VeraLX07