![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/tcas/KrishnaDYBL10
@article{DBLP:journals/tcas/KrishnaDYBL10, author = {Manthena Vamshi Krishna and Manh Anh Do and Kiat Seng Yeo and Chirn Chye Boon and Wei Meng Lim}, title = {Design and Analysis of Ultra Low Power True Single Phase Clock {CMOS} 2/3 Prescaler}, journal = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.}, volume = {57-I}, number = {1}, pages = {72--82}, year = {2010}, url = {https://doi.org/10.1109/TCSI.2009.2016183}, doi = {10.1109/TCSI.2009.2016183}, timestamp = {Sun, 25 Jul 2021 11:36:46 +0200}, biburl = {https://dblp.org/rec/journals/tcas/KrishnaDYBL10.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.