BibTeX record journals/tcas/ChangYL04

download as .bib file

@article{DBLP:journals/tcas/ChangYL04,
  author       = {Hsiang{-}Hui Chang and
                  Rong{-}Jyi Yang and
                  Shen{-}Iuan Liu},
  title        = {Low jitter and multirate clock and data recovery circuit using a {MSADLL}
                  for chip-to-chip interconnection},
  journal      = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume       = {51-I},
  number       = {12},
  pages        = {2356--2364},
  year         = {2004},
  url          = {https://doi.org/10.1109/TCSI.2004.838147},
  doi          = {10.1109/TCSI.2004.838147},
  timestamp    = {Fri, 22 May 2020 13:29:02 +0200},
  biburl       = {https://dblp.org/rec/journals/tcas/ChangYL04.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics