![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/tcas/AlizadehA20
@article{DBLP:journals/tcas/AlizadehA20, author = {Bijan Alizadeh and Yasaman Abadi}, title = {Incremental SAT-Based Correction of Gate Level Circuits by Reusing Partially Corrected Circuits}, journal = {{IEEE} Trans. Circuits Syst.}, volume = {67-II}, number = {12}, pages = {3063--3067}, year = {2020}, url = {https://doi.org/10.1109/TCSII.2020.2997212}, doi = {10.1109/TCSII.2020.2997212}, timestamp = {Tue, 02 Mar 2021 11:24:14 +0100}, biburl = {https://dblp.org/rec/journals/tcas/AlizadehA20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.