Hao Zheng Chris J. Myers David Walter Scott Little Tomohiro Yoneda Verification of timed circuits with failure-directed abstractions. 403-412 2006 25 IEEE Trans. on CAD of Integrated Circuits and Systems 3 http://dx.doi.org/10.1109/TCAD.2005.854638 db/journals/tcad/tcad25.html#ZhengMWLY06