Aleksandr Zaks Zijiang Yang Ilya Shlyakhter Franjo Ivancic Srihari Cadambi Malay K. Ganai Aarti Gupta Pranav Ashar Bitwidth Reduction via Symbolic Interval Analysis for Software Model Checking. 1513-1517 2008 27 IEEE Trans. on CAD of Integrated Circuits and Systems 8 http://dx.doi.org/10.1109/TCAD.2008.925777 db/journals/tcad/tcad27.html#ZaksYSICGGA08