Steven J. E. Wilton Heterogeneous technology mapping for area reduction in FPGAs withembedded memory arrays. 56-68 2000 19 IEEE Trans. on CAD of Integrated Circuits and Systems 1 http://doi.ieeecomputersociety.org/10.1109/43.822620 db/journals/tcad/tcad19.html#Wilton00