@article{DBLP:journals/tcad/VisweswariahRKWNBPVH06,
author = {Chandramouli Visweswariah and
K. Ravindran and
K. Kalafala and
Steven G. Walker and
S. Narayan and
Daniel K. Beece and
J. Piaget and
N. Venkateswaran and
Jeffrey G. Hemmett},
title = {First-Order Incremental Block-Based Statistical Timing Analysis},
journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
volume = {25},
number = {10},
year = {2006},
pages = {2170-2180},
ee = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862751},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2009-06-10 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
