Ashish Srivastava Kaviraj Chopra Saumil Shah Dennis Sylvester David Blaauw A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance. 272-285 2008 27 IEEE Trans. on CAD of Integrated Circuits and Systems 2 http://dx.doi.org/10.1109/TCAD.2007.907227 db/journals/tcad/tcad27.html#SrivastavaCSSB08